G2D
Core Features
The Graphic 2D Accelerator (G2D) is a specialized DMA dedicated to image manipulation. It can perform the following operations:
• Filling a part or the whole of a destination image with a specific color.
• Copying a part or the whole of a source image into a part or the whole of a destination image.
• Copying a part or the whole of a source image into a part or the whole of a destination image with a pixel format
conversion.
• Blending a part and/or two complete source images with different pixel format and copy the result into a part or the
whole of a destination image with a different color format.
All the classical color coding schemes are supported from 4-bit up to 32-bit per pixel with indexed or direct color mode.
The G2D has its own dedicated memories for CLUTs (color look-up tables).
  • One internal slave bus for register config.
  • One internal master bus for memory access(the addr width of the bus can be 32bit~64bit, the data width of the bus is 32bit).
  • Copy from an area to another.
  • Copy with pixel format conversion between source and destination images.
  • Copy from two source with independent color format nad blending.
  • Area filling with a fixed color.
  • User programmable working area size.
  • User programmable offset for sources and destination areas.
  • User programmable sources and destination addresses on the whole space.
  • Up to 2 sources with blending operation.
  • Alpha value can be modified (source value, fixed value or modulated value).
  • User programmable source and destination color format.
  • Up to 11 color formats supported from 4-bit up to 32-bit per pixel with indirect (L8,AL44,AL88,L4) or direct (ARGB8888,RGB888,RGB565,ARGB1555,ARGB4444,A8,A4) color coding.
  • 2 internal memories for CLUT storage in indirect color mode.
  • Automatic CLUT loading or CLUT programming via the CPU.
  • User programmable CLUT size (The max size is 32x256bit).
  • 4 operating modes: register-to-memory, memory-to-memory, memory-to-memory with pixel format conversion, and memory-to-memory with pixel format conversion and blending.
  • Abort and suspend of G2D operations.
  • Watermark interrupt on a user programmable destination line.
  • Interrupt generation on bus error or access conflict.
  • Interrupt generation on process completion.
  • User programmable images size.
  • Supports 3 mirroing modes (X,Y,XY).
  • Supports cut window.
  • Supports down sample(sample rate can be 1~8).
  • Supports RGB pixel order and BGR pixel order.
Partners(排名不分先后)

RISC-V Foundation

SICA

China RISC-V Industry Alliance

China RISC-V Alliance

SZICC

HBSIA

CBSIA

SOPIC

武汉光电工业技术研究院

Amlogic

VeriSilicon

LAUTERBACH

TencentOS Tiny

OpenHarmony

PlatformIO

SEGGER

MUCSE

ORITEK

Brite

Innochip Technology

格见构知

AistarTek

exide

HighTec

CALTERAH

BinarySemi

X-EPIC

SILERGY

MachineWare

SIMANGO

TrustKernel

XIAOMI

JINGWEI HIRAIN

SIEMENS EDA

Motorcomm

CHIPWAYS

SWID

taolink-tech

GeoforceChip

ChipIntelli

Witmem

Fisilink

TIH Microelectronics

XinSheng Tech

GigaDevice

ASR

AnLogic

TusStar

Mocro & Nano Institute

RT-Thread

OPEN AI LAB

IAR

HUST

SJTU

WHU

HBUT

Contact Us

 

Email

contact@nucleisys.com

 

Leave a Message

Sales Academic

 

Follow us on

 

Address

Shanghai: 8/F, Sandhill Central, No. 505 ZhangJiang Road, Pudong Dis, Shanghai Wuhan: 9/Fth, GaoXin Building, No.2 Muxiang Road, Hongshan Dis, Wuhan, Hubei Beijing: IC PARK, No.9 Fenghao Road, Haidian Dis, Beijing

Copyright © 2018-2025 Nuclei System Technology (or its affiliates)

鄂ICP备18019458号-1