I3C
Core Features
The Improved Inter Integrated Circuit (I3C) is part of a group of communication protocols defined by the MIPI Alliance. This specification is developed to ease sensor system design architectures in mobile wireless products by providing a fast, low cost, low power, two-wire digital interface for sensors.
The MIPI I3C Master Controller is a digital core that implements all protocol functions related to Main Master, Which as defined in the MIPI I3C Specification. The MIPI_I3C Core provides an interface between the system (application) and the I3C Interface, allowing the communication with the I3C devices and Legacy I2C devices (slaves) with limitations as specified in MIPI I3C Specification.
The Dual Role MIPI_I3C Controller can be configured as I3C Main Master or I2C Master/Slave with the processor interface (ICB). The controller meets the requirement of I3C protocol and I2C protocol as specified by the MIPI I3C Specification.
  • Two Wire I3C serial interface - consists of a serial data line (SDA) and a serial clock (SCL)
    • Only support the role of Main Master, which sends the majority of the I3C Commands(CCC),
    • addressing either all Slaves(Broadcast CCCs) or specific individual Slaves(Directed CCCs)
  • Only Single Data Rate messaging (SDR)
    • Broadcast message, which are sent to all I3C Slaves on the Bus
    • Direct message, which are addressed to specific Slaves
  • Clock Stalling support in Master Mode
  • Hardware assisted Dynamic Address Assignment (DAA)
  • Detects arbitration loss due to incoming IBI and subsequently re-transmits the command
  • In-Band Interrupt(without Payload) Processing
  • Support DMA access for multi-buffer data communication
  • FIFO size for RX and TX configurable at RTL level
  • The Whole I3C Controller Design is Sync with one clock domain: ICB_CLK
Partners(排名不分先后)

RISC-V Foundation

SICA

China RISC-V Industry Alliance

China RISC-V Alliance

SZICC

HBSIA

CBSIA

SOPIC

武汉光电工业技术研究院

Amlogic

VeriSilicon

LAUTERBACH

TencentOS Tiny

OpenHarmony

PlatformIO

SEGGER

MUCSE

ORITEK

Brite

Innochip Technology

格见构知

AistarTek

exide

HighTec

CALTERAH

BinarySemi

X-EPIC

SILERGY

MachineWare

SIMANGO

TrustKernel

XIAOMI

JINGWEI HIRAIN

SIEMENS EDA

Motorcomm

CHIPWAYS

SWID

taolink-tech

GeoforceChip

ChipIntelli

Witmem

Fisilink

TIH Microelectronics

XinSheng Tech

GigaDevice

ASR

AnLogic

TusStar

Mocro & Nano Institute

RT-Thread

OPEN AI LAB

IAR

HUST

SJTU

WHU

HBUT

Contact Us

 

Email

contact@nucleisys.com

 

Leave a Message

Sales Academic

 

Follow us on

 

Address

Shanghai: 8/F, Sandhill Central, No. 505 ZhangJiang Road, Pudong Dis, Shanghai Wuhan: 9/Fth, GaoXin Building, No.2 Muxiang Road, Hongshan Dis, Wuhan, Hubei Beijing: IC PARK, No.9 Fenghao Road, Haidian Dis, Beijing

Copyright © 2018-2025 Nuclei System Technology (or its affiliates)

鄂ICP备18019458号-1