USART
Core Features
The USART (Universal Synchronous Asynchronous Receiver Transmitter) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. It also offers more accuracy of baud rates using a fractional baud rate generator. The USART supports both synchronous one-way and Half-duplex Single-wire communications, as well as Smartcard protocol and modem operations (CTS/RTS) are also supported. High speed data communication is possible by using the DMA Channel with DMA Controller.
  • Full duplex, asynchronous communications.
  • Two internal FIFOs for transmit and receive data:
    • The width of FIFOs is <9> bit,
    • The depth of FIFOs is <16>.
  • A common programmable transmit and receive baud rate
    • intergral baud rate generator systems,
    • fractional baud rate generator systems.
  • Auto baud rate detection
  • Programmable data word length (5/6/7/8/9 bits).
  • Configurable stop bits (0.5/1/1.5/2 stop bits) in TX and RX.
  • Parity control:
    • Transmits parity bit,
    • Checks parity of received data byte.
  • Single wire half duplex communication.
  • Synchronous master/slave mode and clock output/input for synchronous communications.
  • Support DMA access with DMA controller for high speed data communication.
  • Separate enable bits for Transmitter and Receiver:
    • The TX and RX can worked in DMA or CPU mode separately.
  • Support Hardware flow control for modem.
  • Programmable data order with MSB-first or LSB-first shifting.
  • Separate signal polarity control for transmission and reception.
  • Swappable Tx/Rx pin configuration.
  • Support RS-485 transceiver.
  • Smartcard mode:
    • Supports the T=0 and T=1 asynchronous protocols for smartcards as defined in the ISO/IEC 7816-3 standard.
    • 0.5 and 1.5 stop bits for Smartcard operation.
  • Communication control/error detection flags.
  • Interrupt sources with flags:
    • support RX IDLE time out interrupt,
    • support RX_FIFO/TX_FIFO water-mark interrupt.
Partners(排名不分先后)

RISC-V Foundation

SICA

China RISC-V Industry Alliance

China RISC-V Alliance

SZICC

HBSIA

CBSIA

SOPIC

武汉光电工业技术研究院

Amlogic

VeriSilicon

LAUTERBACH

TencentOS Tiny

OpenHarmony

PlatformIO

SEGGER

MUCSE

ORITEK

Brite

Innochip Technology

格见构知

AistarTek

exide

HighTec

CALTERAH

BinarySemi

X-EPIC

SILERGY

MachineWare

SIMANGO

TrustKernel

XIAOMI

JINGWEI HIRAIN

SIEMENS EDA

Motorcomm

CHIPWAYS

SWID

taolink-tech

GeoforceChip

ChipIntelli

Witmem

Fisilink

TIH Microelectronics

XinSheng Tech

GigaDevice

ASR

AnLogic

TusStar

Mocro & Nano Institute

RT-Thread

OPEN AI LAB

IAR

HUST

SJTU

WHU

HBUT

Contact Us

 

Email

contact@nucleisys.com

 

Leave a Message

Sales Academic

 

Follow us on

 

Address

Shanghai: 8/F, Sandhill Central, No. 505 ZhangJiang Road, Pudong Dis, Shanghai Wuhan: 9/Fth, GaoXin Building, No.2 Muxiang Road, Hongshan Dis, Wuhan, Hubei Beijing: IC PARK, No.9 Fenghao Road, Haidian Dis, Beijing

Copyright © 2018-2025 Nuclei System Technology (or its affiliates)

鄂ICP备18019458号-1